PCB layout updates, added another output cap

Browse Source

...

This commit is contained in:

David

2012-09-03 22:52:24 +00:00

parent b49b352a04

commit e5196263bd

3 changed files with 0 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

BIN

trunk/PowerLock BOM Calculations.xlsm

Binary file not shown.

BIN

trunk/PowerLock EL/Schematic/PowerLock_PIC.brd

Binary file not shown.

BIN

trunk/PowerLock EL/Schematic/PowerLock_PIC.sch

Binary file not shown.