PCB layout updates, added another output cap

Browse Source

...

This commit is contained in:

David committed 2012-09-03 22:52:24 +00:00

1 parent b49b352a04

commit e5196263bd

3 files changed

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

trunk/PowerLock BOM Calculations.xlsm

BIN

Binary file not shown.

trunk/PowerLock EL/Schematic/PowerLock_PIC.brd

BIN

Binary file not shown.

trunk/PowerLock EL/Schematic/PowerLock_PIC.sch

BIN

Binary file not shown.