v1.3.0 Release candidate.
This commit is contained in:
@@ -0,0 +1,29 @@
|
||||
Package assembled 2 March 2014 by David Smart (David@Smart-Family.net)
|
||||
|
||||
PowerLock v1.3.0
|
||||
|
||||
<EFBFBD>
|
||||
<EFBFBD> PowerLock v1.3.0.BOM.xlsx Bill of Materials using DigiKey
|
||||
<EFBFBD> PowerLock v1.3.0.Comp Loc.csv Component Locations x,y,angle
|
||||
<EFBFBD> PowerLock v1.3.0.Manifest.txt This file
|
||||
<EFBFBD>
|
||||
+---PowerLock Eagle Design Files
|
||||
<EFBFBD> PowerLock_PIC.brd Board
|
||||
<EFBFBD> PowerLock_PIC.sch Schematic
|
||||
<EFBFBD>
|
||||
+---PowerLock Gerber Files
|
||||
<EFBFBD> PowerLock_PIC.oln Board outline
|
||||
<EFBFBD> PowerLock_PIC.drd drill drawing
|
||||
<EFBFBD> PowerLock_PIC.gto gerber top overlay (silk screen)
|
||||
<EFBFBD> PowerLock_PIC.gts gerber top solder mask
|
||||
<EFBFBD> PowerLock_PIC.gtl gerber top layer (copper)
|
||||
| PowerLock_PIC.g02 gerber 2nd to top layer (copper)
|
||||
| PowerLock_PIC.g15 gerber 2nd to bottom layer (copper)
|
||||
<EFBFBD> PowerLock_PIC.gbl gerber bottom layer (copper)
|
||||
<EFBFBD> PowerLock_PIC.gbs gerber bottom solder mask
|
||||
<EFBFBD> PowerLock_PIC.gbo gerber bottom overlay (silk screen)
|
||||
<EFBFBD>
|
||||
+---PowerLock Schematic and PCB PDFs
|
||||
PowerLock v1.3.0.pcb.pdf PCB - Various views
|
||||
PowerLock v1.3.0.sch.pdf Schematic
|
||||
|
||||
Reference in New Issue
Block a user